Regulator (SCALDO) is a novel approach to achieving high end-to-end efficiency (ETEE) in linear, step-down, DC-DC converters. This is a patented technique and it has been well established with various proof-of-concept prototypes showing its efficiency advantage in the range of a factor of 1.33 to 3 along with the other excellent linear characteristics such as low noise and high slew rate. As a better way of utilizing this approach to match multiple voltage rail applications such as mobile battery operated products, processor-based systems, automotive systems, and data centers, a further extension to the technique called Dual-Output Supercapacitor Assisted Low Dropout Regulator (DO-SCALDO) has been suggested. In this paper, the design approach and the practical implementation details of a prototype version of 5V-todual 1.8 V DO-SCALDO are discussed.
INTRODUCTION
In battery powered portable devices, multiple output voltage rails are required to power the internal hardware such as memory, USB, Bluetooth, and system core. Because of the lower output noise and fast transient response, low dropout regulator (LDOs) have been widely applied in portable devices to generate multiple output voltages. For an example specific LDOs such as ADP170/171, ADP1706, ADP121 and APD130 have been suggested by Analog Devices for low noise and low electromagnetic interference (EMI) requirements of battery powered products [1] . On the other hand, Linear Technology's LT3694 monolithic buck regulator with dual LDO can be applied for multiple voltage rail requirement in digital loads [2] .
Furthermore, it has been reported that portable electronic devices require equal voltage levels for the operation of internal hardware. Reference [1] shows that the modem and the Bluetooth devices require the same voltage level for their operation. In this kind of situations, two devices can be separately powered by using two regulator stages with similar output voltages as depicted in Fig.1 . In Fig.1 becomes equal. This configuration has the advantage of handling high output current and spreading the heat over two ICs compared to a single LDO used to run both loads [3] . However, the end-to-end efficiency (ETEE) of the overall system drops dramatically when the unregulated input voltage is significantly higher than the minimum operating voltage of regulation of a LDO [4] .
Moreover, the SCALDO technique has been introduced and patented to improve the ETEE of linear regulators [5] . In this technique, a single supercapacitor (SC) or arrays of SCs are utilized depending upon the voltage requirements while keeping the switching frequency from few Hz to 100s of Hz [6] [7] [8] . References [6] [7] [8] [9] [10] show that the 5-3.3 V, 5-1.5 V, and 12-5 V SCALDO topologies can achieve ETEEs of 92 %, 83 %, and 83 % respectively. Nevertheless, the SCALDO topologies implemented formerly, can produce only a single output voltage level [6] [7] [8] [9] [10] [11] [12] . This technique can be further extended to increase the ETEE of dual output power applications.
II. SCALDO TECHNIQUE FOR
The Fig.2 depicts the SCALDO technique where a SC switching arrangement is used to increase the ETEE of a commercial LDO IC [7] . In this technique, a SC is placed in series with the input of the LDO. Due to the large capacitance, the voltage across the SC is very small when a finite charge or discharge current flows through it. Therefore, it can be utilized as a lossless voltage dropper to pass the input current of LDO for a reasonable period as depicted in Fig.2 ; where in V is the unregulated input voltage [6] .
In the next phase of operation, the SC is disconnected from the input and connected parallel with the input of the LDO as illustrated in Fig.2 (b) . The initial voltage of the SC should satisfy the condition;
in the discharging phase. Therefore, the topology requirement is min 2V V in > [7] . Furthermore, it has been shown that this topology can increase the ETEE of the regulator by a factor of 2 [6, 7] . Nevertheless, designing dual output DC-DC converters with the existing SCALDO technique, separate SCALDO units should be added to each regulation stage. This will ultimately increase the number of switches and SCs in the circuit [5] [6] [7] [8] [9] [10] [11] [12] . As a better way of utilizing the SCALDO concept into application specific designs, DO-SCALDO method is introduced as a compact single converter having reduced switches and SCs.
In addition, the DO-SCALDO technique has the advantage of modifying for positive and negative voltage rails in dualoutput power supplies. It can be applied to produce dual positive, dual negative and bipolar voltage rails from a single input voltage source. Within these topologies, the output voltage can be either in same magnitude or different magnitudes. In this paper, the discussion is limited for DO-SCALDO technique with equal positive output levels. This is known as the Identical-Positive-DO-SCALDO technique.
III. CONCEPT OF DO-SCALDO APPLIED FOR IDENTICAL POSITIVE OUTPUTS
In this concept, two identical LDOs are cascaded to deliver the same regulated positive output voltage level with different current levels as shown in Fig.3 . Due to the cascaded connection, the input voltage of the supply is shared by the two LDOs to run at a voltage close to min V hence to improve the ETEE.
Since the two LDOs have the same characteristics, their minimum operating voltage of regulation should be equal according to (1) .
This topology needs to satisfy the min 2V V in > criteria in order to keep the regulation of two LDO stages. Also, two loads should be independent without having a common ground between them. According to Fig.3 , a single SC can be switched between the inputs of two LDOs while keeping the charge balance. The SC acts as an energy storage element while allowing to pass the flow of excess current of two LDOs;
Since the SC has high capacitance and low-equivalent series resistance (ESR) compared to a typical electrolytic capacitor, the switching frequency, and the energy losses are minimized.
Initially, the SC is charged to a voltage which is slightly higher than min V using the resistor Rc. This charging process is shown by the segmented line in Fig.3 . This initial charging process is done only for one time of initial power up of the converter. Then the SC is placed across the input of LDO2 by closing the switches S 3 and S 4 . Depending on the output current difference of two LDOs, the SC switching sequence is initiated.
IV. STEADY STATE PERFORMANCE ANALYSIS
The SC can be switched between the inputs of each LDO using the four switches S 1 , S 2, S 3 and S 4 while keeping the regulation as shown in Fig.3 . For the steady state output currents, the SC positioning in the circuit can be divided into three sections.
A. Equal load currents:
In this scenario, the SC will be kept in parallel to one of the inputs of two LDOs. Since the two load currents are the same, the voltage across the SC will not change.
B. Different load currents:
The difference of output currents (
is passed through the SC when it is placed in parallel with the input of LDO2 as illustrated in Fig.4 . The SC is kept charged in this position until the input voltage of LDO1 drops back to 
Where; sc C is the capacitance of the SC, s r is the resistance of a single switch, c r is the ESR of the SC After the charging process is completed, the SC is placed back to the input of LDO1 to release its stored energy. The segmented line in Fig. 5 shows the path of the current flow in the SC discharging phase. 
C. Different load currents:
In this case, the SC is kept in parallel with the input of LDO1 and LDO2 in the charging and discharging phases respectively. The charging time ( cA t ) and discharging time ( dB t ) of the SC can be shown as;
V. EFFICIENCY ADVANTAGE If the two circuits in Fig.1 and Fig.3 
VI. DESIGN OF 5 V-TO-1.8 V IDENTICAL-POSITIVE-SCALDO REGULATOR Fig.6 shows the schematics of 5 V-to-1.8 V identicalpositive DO-SCALDO regulator. In this prototype, two of LT3086 adjustable output LDOs were utilized and their output voltages were set to 1.8 V. The guaranteed dropout voltage of a LDO IC for 1 A output current at 25 o C junction temperature is about 280 mV [13] . Therefore the min V value of a single LDO is about 2.1 V under above conditions. A 2.7 V SC of the type Nesscap was selected considering the input voltage of the supply, min V value, and the switch resistances. The capacitance of the SC was chosen as 10 F to minimize the ESR and the switching frequency. The maximum value of the ESR of the SC is 30 m according to the data sheet [14] . The input and the output capacitors of the LDOs were selected according to the specifications of the data sheet [13] . 
Substituting the manufacture specified values in (10), the maximum current level of the converter was found as 1100 mA. This current limit was set in each LDO using a 720 resistor connected from I lim pin to ground pin as shown in Fig.6 . Atmega 16AU microcontroller (MCU) was used to control the solid state relays and to monitor the unregulated input voltage, the voltage across the SC and the input voltage of LDO2. The MCU algorithm of the DO-SCALDO regulator is shown in Fig.7 . Initially, the digital pins and the ADC channels were set in the software. Next, the SC was charged slightly over min V and connected across the input of the LDO2. The initial charging voltage of the SC in this prototype was set to 2.2 V. This value was chosen based on the maximum current level of the regulator, the turn-on time and turn-off time of the switches. Then the SC is toggled between the inputs of the LDOs depending on the requirements discussed in section IV. The PCB design of the DO-SCALDO regulator is depicted in Fig. 8 . The prototype was tested under the steady-state output current conditions when the input source voltage was set at 5 V. The observations were taken by using a 4 isolated channels oscilloscope. Fig. 9 depicts the input and output voltage waveforms of the DO-SCALDO regulator when the output currents of LDO1 and LDO2 were adjusted to 1000 mA and 100 mA respectively. From Fig. 9 , it can be seen that output voltages of the two LDOs are at around 1.8 V. Since the output current of LDO1 is greater than the output current of LDO2, the circuit operation can be described with reference to the steady-state condition described in part B in section IV. The minimum input voltage of LDO1 dropped to 2.1 V at the end of the SC charging phase because of the min V value defined as 2.1 V in the MCU program. The input voltage of LDO2 reached to 2.9 V at this time since the source voltage was 5 V. The SC was charged to a voltage less than 2.9 V due to the resistance of the switches S 3 and S 4 in the charging track. When the SC is connected back to the input of LDO2 in the discharging phase, the input voltage of LDO1 became 2.7 V. This is again because of the voltage drop across the switches S 1 and S 2 in the discharging path. The input voltage of LDO2 became 2.3 V at this point.
The voltage difference in SC charging and discharging phases can be clearly visualized in the Fig.10 where the voltage across the SC is displayed along with the input source voltage and current waveforms. The current measurement was taken from a hall-effect current sensor of 100 mV/A gain. According to Fig.10 , the unregulated input source voltage remains at 5 V throughout the whole process. Since the sum of the control circuit and ground pin current of LDOs was 30 mA, the input source current became 1030 mA in the SC charging phase and was 130 mA in the discharging phase.
The DO-SCALDO prototype was further tested for different steady-state load currents and end-to-end efficiency was calculated and depicted in Fig. 11 . Fig. 11 . End-to-end efficiency of DO-SCALDO regulator
The theoretical maximum ETEE of 5 V-to-1.8 V DO-SCALDO regulator is 72 % according to (8) . However, the prototype was able to achieve a maximum ETEE at around 69 % when output currents of LDO1 and LDO2 were at 1000 mA. Fig.11 reveals that the ETEE of the regulator is low when operating at low output currents. The main reason for this is because of the inclusion of the control circuit current and the ground pin current of LDOs into the efficiency calculation according to (7) .
Similarly, two LDOs were tested separately according to the arrangement in Fig.2 without using the DO-SCALDO technique and by setting the input source voltage at 5 V. The ETEEs of the two independent LDOs were calculated using (5) and displayed in Fig.12 . When the Fig.12 is analyzed, it can be seen that the ETEE of each regulator is low when operating at small output currents. Also, their ETEEs are below than the theoretical maximum value 36 %. The two regulators had approximately 5 mA ground pin current under the test conditions. According to (5) , the inclusion of ground pin current in the efficiency calculation has reduced its efficiency below than the theoretical maximum value. As the output current rises, the voltage drop in PCB tracks increases and the output voltage slightly drops. Because of these effects, the ETEE of each regulator drops with the increase of the output currents. The output voltage of LDO1 was slightly higher than LDO2. This happened due to the tolerance of the resistors used for the output voltage settings in adjustable voltage pins. Therefore, LDO1 showed a higher ETEE than LDO2. The ETEE improvement factor is plotted in Fig.13 , against the different levels of output currents of two LDOs. This was obtained by comparing the ETEEs obtained from DO-SCALDO regulator and independently operated LDOs. The results show that the ETEE improvement factor is less than the theoretical maximum value for test currents. The main reasons for this effect can be considered as the load regulation of two LDOs, control circuit current and the voltage drop in PCB tracks. Fig. 13 . End-to-end efficiency improvement factor VII. CONCLUSION In this paper, the design concepts and the implementation details of the DO-SCALDO technique are discussed. A 5V-todual-1.8V DO-SCALDO prototype was successfully implemented to show that the identical-positive-DO-SCALDO can reach the theoretical maximum end-to-end efficiency improvement factor of 2 compared to the independent operation of two LDOs. The practical results show that the end-to-end efficiency of the DO-SCALDO regulator can be increased with the reduction of control circuit current. Also, the maximum current driving capability can be increased by selecting switches with low resistance and supercapacitors with low ESR.
